Simulation of 16 bit ALU using Verilog-hdl - International Journal of Trend in Scientific Research and Development

IJTSRD is a leading Open Access, Peer-Reviewed International Journal which provides rapid publication of your research articles and aims to promote the theory and practice along with knowledge sharing between researchers, developers, engineers, students, and practitioners working in and around the world in many areas. For any further information, feel free to write us on editor.ijtsrd@gmail.com

Friday, 3 November 2017

Simulation of 16 bit ALU using Verilog-hdl

In many digital circuits ALU is a basic building block. It can be used in integer arithmetic computations and as Complex operation. This research paper is based on the simulation of 16 bit ALU using VHDL. The design was implemented using VHDL Xilinx Synthesis tool ISE and targeted for Spartan device.

An ALU performs following operations '“ Addition, subtraction, multiplication, Not, logical shift right, logical shift left, rotate right, rotate left, OR, AND, XOR, NAND, NOR, XNOR and comparison between two signals.

By Mayank Mittal"Simulation of 16 bit ALU using Verilog-hdl"

Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-2 | Issue-1 , December 2017,

URL: http://www.ijtsrd.com/papers/ijtsrd5876.pdf 

Direct URL: http://www.ijtsrd.com/engineering/electronics-and-communication-engineering/5876/simulation-of-16-bit-alu-using-verilog-hdl/mayank-mittal


No comments:

Post a Comment

Ad